VLSI Architecture of Encoding using Sols Technique for Reducing Power in DSRC
نویسندگان
چکیده
منابع مشابه
DSRC Applications in Intelligent Transportation System using SOLS Technique for fully reused VLSI Architecture
The dedicated short-range communication (DSRC) is an emerging technique to push the intelligent transportation system into our daily life. The DSRC standards generally adopt FM0 and Manchester codes to reach dc-balance, enhancing the signal reliability. Nevertheless, the coding-diversity between the FM0 and Manchester codes seriously limits the potential to design a fully reused VLSI architectu...
متن کاملSpurious Power Suppression Technique for Vlsi Architecture
Abstract Using spurious power suppression technique (SPST) in VLSI will reduce the power consumption of the system significantly. Here we are going to implement this design in Infinite Impulse Response (IIR) and Finite Impulse Response (FIR) filter architecture. When we are using this technique in this multipliers the no of partial products generated will be reduced to half which reduces the co...
متن کاملA Novel Bus Encoding Technique for Low Power VLSI
Low power VLSI circuit design is a must for present and future technologies. One of the ways of reducing power in a CMOS circuit is to reduce the number of transitions on the bus and Bus Invert Coding is a widely popular technique for that. In this paper we introduce a new way of coding called the ShiftInv Coding that is superior to the bus invert coding technique. Our simulation results show a...
متن کاملVlsi Architecture for Discrete Wavelet Packet Transform Using Csd Technique
The proposed paper presents multiplier-less architecture for the discrete wavelet transform using canonic signed digit (CSD). In the proposed architecture, the canonic sign digit (CSD) algorithm has been applied to reduce the number of full adders required by 2’s complement based deigns. The proposed design has been coded in VHDL and functionality is verified by RTL and gate level simulation ta...
متن کاملDesign Methodologies for Low Power VLSI Architecture
Present generation of electronic design scenario demands low power architectures. In earlier days, power was secondary as the field was premature and main concerns of design engineers were size, throughput and cost. However trade off exists between the metrics namely, size, throughput, cost and power according to the famous design metric competition theory of VLSI systems wherein improving one ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2020
ISSN: 2321-9653
DOI: 10.22214/ijraset.2020.6318